Vertel uw vrienden over dit artikel:
SystemVerilog for Hardware Description: RTL Design and Verification Vaibbhav Taraate 2020 edition
SystemVerilog for Hardware Description: RTL Design and Verification
Vaibbhav Taraate
This book introduces the reader to FPGA based design for RTL synthesis. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog.
252 pages, 95 Illustrations, color; 9 Illustrations, black and white; XXI, 252 p. 104 illus., 95 ill
| Media | Boeken Hardcover Book (Boek met harde rug en kaft) |
| Vrijgegeven | 11 juni 2020 |
| ISBN13 | 9789811544040 |
| Uitgevers | Springer Verlag, Singapore |
| Pagina's | 252 |
| Afmetingen | 150 × 220 × 20 mm · 562 g |
Meer door Vaibbhav Taraate
Alles tonenBekijk alles van Vaibbhav Taraate ( bijv. Paperback Book en Hardcover Book )
Kerstcadeautjes kunnen tot en met 31 januari worden ingewisseld