Verilog by Example: A Concise Introduction for FPGA Design - Blaine Readler - Boeken - Full ARC Press - 9780983497301 - 19 april 2011
Indien omslag en titel niet overeenkomen, is de titel correct

Verilog by Example: A Concise Introduction for FPGA Design

Blaine Readler

Prijs
₺ 1.289,47

Besteld in een afgelegen magazijn

Verwachte levering 15 - 24 okt.
Voeg toe aan uw iMusic-verlanglijst
of

Verilog by Example: A Concise Introduction for FPGA Design

A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.


black & white illustrations

Media Boeken     Paperback Book   (Boek met zachte kaft en gelijmde rug)
Vrijgegeven 19 april 2011
ISBN13 9780983497301
Uitgevers Full ARC Press
Pagina's 124
Afmetingen 229 × 151 × 11 mm   ·   200 g
Taal en grammatica Engels  

Alles tonen

Meer door Blaine Readler