Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld - Shoab Ahmed Khan - Boeken - LAP LAMBERT Academic Publishing - 9783847336778 - 5 januari 2012
Indien omslag en titel niet overeenkomen, is de titel correct

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Shoab Ahmed Khan

Prijs
€ 59,99

Besteld in een afgelegen magazijn

Verwachte levering 4 - 12 aug.
Voeg toe aan uw iMusic-verlanglijst
Eller

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.

Media Boeken     Paperback Book   (Boek met zachte kaft en gelijmde rug)
Vrijgegeven 5 januari 2012
ISBN13 9783847336778
Uitgevers LAP LAMBERT Academic Publishing
Pagina's 184
Afmetingen 150 × 11 × 226 mm   ·   292 g
Taal en grammatica Duits  

Alles tonen

Meer door Shoab Ahmed Khan